

FIG. 1 (PRIOR ART)

FIG. 2
(PRIOR ART)





FIG. 3
(PRIOR ART)






FIG. 4 (PRIOR ART)




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9





FIG. 12







FIG. 13A

FIG. 13B






FIG. 15






FIG. 16






FIG. 18




FIG. 19





FIG. 21








FIG. 26




FIG. 25
TO FIRST MRAM DATA REWRITE CONTROLLER




FIG. 27